Skip to main content
Log in

A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

The Arithmetic encoder (AE) is a throughput bottleneck of the entire JPEG2000 encoding system. But its sequential nature leads to a difficulty to improve its throughput. To overcome this bottleneck, a high-throughput AE capable of encoding one symbol per clock is proposed. First, the correlations between the sequential pairs of context and its decision are analyzed. Moreover, the burst number of CX and the burst number of the index value are studied. Due to these analyses, a conclusion is drawn in order to prevent the AE from stalling when the burst number of the context is larger than one. Based on this conclusion, an “index-arbiter” method is introduced, which increased the throughput greatly. Furthermore, the probabilities of different adjusting manners for the interval register A and code register C before renormalization are given. On the basis of these data, a detector of leading-zero is proposed to simplify the renormalization procedure. Finally, the total number and the max burst number of the two-byte emission are given. According to these results, a FIFO size of 43*4 is introduced to prevent the pipeline from pause when two-byte emission occurs. The proposed architecture is synthesized with TSMC0.18 μm HS technology library of ARM Company. The implementation result shows that the throughput of the proposed architecture is 547Msymbols/s with an area of 79,012.84 μm2. Compared with the paper Rhu and Park (IEEE Transactions on Circuits and Systems for Video Technology, 20(3),446–451, 2010), the throughput has been increased by 37 %.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17

Similar content being viewed by others

References

  1. JPEG2000 (2002) Part 1 020719 (Final Publication Draft), ISO/IEC JTC1/SC29/WG1 N1636R, July 2002.

  2. Skodras, A. N., Christopoulos, C. A., & Ebrahimi, T. (2001). JPEG 2000: The upcoming still image compression standard. Pattern Recognition Letters, 22(12), 1337–1345.

    Article  MATH  Google Scholar 

  3. Rabbani, M., & Joshi, R. (2002). An overview of the JPEG 2000 still image compression standard. Signal Processing: Image Communication, 17(1), 3–48.

    Google Scholar 

  4. Taubman, D. (2000). High performance scalable image compression with EBCOT. IEEE Transactions on Image Processing, 9(7), 1158–1170.

    Article  Google Scholar 

  5. Lian, C.-J., Chen, K.-F., Chen, H.-H., & Chen, L.-G. (2003). Analysis and architecture design of block-coding engine for EBCOT in JPEG2000. IEEE Transactions Circuits System for Video Technology, 13(3), 219–230.

    Article  Google Scholar 

  6. Taubman, D. (2002). High speed VLSI architecture for bit plane encoder of JPEG2000. IEEE International Conference on Image Processing (pp.497–499).

  7. Nesamani, I.F.P., Vasanthanayaki, C. (2009). Implementation of simplified architecture of JPEG2000 MQ Coder. International conference on “control, automation, communication and energy conservation-2009”(pp.1–6).

  8. Kumar, N. R., Xiang, W., & Wang, Y. (2012). Two-symbol FPGA architecture for fast arithmetic encoding in JPEG 2000. Journal of Signal Processing Systems, 69(2), 213–224.

    Article  Google Scholar 

  9. Sarawadekar, K., & Banerjee, S. (2012). VLSI design of memory-efficient, high-speed base line MQ coder for JPEG2000. Integration, the VLSI Journal, 45, 1–8.

    Article  Google Scholar 

  10. Mei, K., Zheng, N., Huang, C., Liu, Y., & Zeng, Q. (2007). VLSI design of a high-speed and area-efficient JPEG 2000 encoder. IEEE Transactions on Circuits and Systems for Video Technology, 17(8), 1065–1078.

    Article  Google Scholar 

  11. Zhang, Y. Z., Xu, C., Wang, W. T., & Chen, L. B. (2007). Performance analysis and architec-ture design for parallel EBCOT encoder of JPEG 2000. IEEE Transactions on Circuits and Systems for Video Technology, 17(10), 1336–1347.

    Article  Google Scholar 

  12. Gupta, A., Nooshabadi, S., Taubman, D., & Dyer, M. (2006). Realizing low-cost high-throughput general-purpose block encoder for JPEG 2000. IEEE Transactions on Circuits and Systems for Video Technology, 16(7), 843–858.

    Article  MATH  Google Scholar 

  13. Liu, K., Zhou, Y., Song Li, Y., & Ma, J. F. (2010). A high performance MQ encoder architecture in JPEG2000. Integration, the VLSI Journal, 43(3), 305–317.

    Article  MATH  Google Scholar 

  14. Noikaew, N. Chitsobhuk, O. (2008). Dual symbol processing for MQ arithmetic coder in JPEG2000. Congress on Image and Signal Processing CISP’08 (pp. 521–524).

  15. Zhou, P.Z., Bao-jun. (2010). High-throughout hardware architecture of MQ arithmetic coder. 10th IEEE International Conference on Signal Processing (ICSP) (pp. 430–433).

  16. Dyer, M., Taubman, D., Nooshabadi, S., & Gupta, A. (2006). Concurrency techniques for arithmetic coding in JPEG2000. IEEE Transactions on Circuits and Systems, 53(6), 1203–1213.

    Article  Google Scholar 

  17. Rhu, M., & Park, I.-C. (2010). Optimization of arithmetic coding for JPEG2000. IEEE Transactions on Circuits and Systems for Video Technology, 20(3), 446–451.

    Article  Google Scholar 

  18. Wensong, L., En, Z., Ye, L., Lei, S., Jun, L. (2011). Design of JPEG2000 arithmetic coder using optimized renormalization procedure. 2011 International Conference on Multimedia and Signal Processing (pp.41–45).

  19. ISO/IEC International Standard 11544. (1993). ITU-T REC T.82, coded representation of picture and audio information-progressive bi-level image compression.

  20. Pennebaker, W. B., Mitchell, J. L., Langdon, G. G. Jr., & Arps, R. B. (1988). An overview of the basic principles of the Q-coder adaptive binary arithmetic coder. IBM Journal of Research and Development, 32(6), 717–726.

  21. Taubman, D. S., & Marcellin, M. W. (2002). JPEG2000: Image compression fundamenetals, standard and practice. Boston: Kluwer.

    Book  Google Scholar 

  22. Acharya, T., & Tsai, P. S. (2005). JPEG2000 standard for image compression concepts, algorithms and VLSI architectures. Hoboken: Wiley.

    Google Scholar 

  23. Dyer, M., Taubman, D., Nooshabadi, S. (2004). Improved throughput arithmetic coder for JPEG2000. Proceedings of IEEE International conference on Image Processing, USA IEEE Press (pp. 2817–2820).

  24. Xiong, C.Y., Hou, J.H., et al. (2007). Efficient fast algorithm for MQ arithmetic coder. Proceedings of IEEE conference on Multimedia and Expo, USA IEEE Press (pp. 759–762).

  25. Min, B., Yoon, S., Ra, J., & Park, D.S. (2007). Enhanced renormalization algorithm in MQ-coder of JPEG2000. In Proc. of International Symposium on Information Technology Convergence (pp. 213–216)

  26. Wael, M., El-Sharkasy, Ragab, M.E. (2012). Hardware modelling of JPEG2000 MQ-encoder. 2012 4th International Conference on Intelli gent and Advanced Systems (ICIA S2012)(pp.707–712).

  27. Rhu, M. (2009). In-Cheol Park. Architecture Design of a High-Performance Dual-Symbol Binary Arithmetic Coder for JPEG2000. IEEE International Conference on Image Processing(ICIP 2009) (pp.2665–2668).

Download references

Acknowledgments

This work was supported in part by the Natural Science Basic Research Plan in Shaanxi Province of China (2010JM8015) and “the Fundamental Research Funds for the Central Universities (K5051325010)”.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhixiong Di.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Di, Z., Hao, Y., Shi, J. et al. A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000. J Sign Process Syst 81, 227–247 (2015). https://doi.org/10.1007/s11265-014-0945-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-014-0945-5

Keywords

Navigation