Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Airoha Technology Adopts Cadence RTL Synthesis and Test Solution, Reducing Power Consumption by 15 Percent
Encounter RTL Compiler and Encounter Test also reduced test pattern count by 10 percent on Bluetooth wireless radio chip
SAN JOSE, Calif. -- Jul 30, 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Airoha Technology Corp. adopted the Cadence® Encounter® RTL Compiler and Cadence Encounter Test solutions after a rigorous competitive evaluation, and achieved a 15 percent reduction in power consumption and 10 percent reduction in test pattern count on a Bluetooth wireless radio chip. Encounter RTL Compiler employs unique global mapping technology and advanced clock gating to reduce power consumption without compromising design performance goals.
Airoha also deployed the Cadence Encounter Conformal® Equivalence Checker and the Cadence Encounter Digital Implementation System on this chip. The full integration of Encounter RTL Compiler, Encounter Test and Conformal Equivalence Checker allowed Airoha to easily migrate from their existing flow to a more holistic front-end logic design environment.
“Cadence offers a well integrated solution, and takes almost no efforts to migrate. We were able to transfer an entire third-party synthesis flow over to Encounter RTL Compiler within just one day, saving time and allowing uninterrupted production for the engineering team,” said Dr. David Chang, president and CEO of Airoha. “With this Cadence solution, we were able to provide the highest quality of silicon, faster time to market and more low power than would have been possible with our previous flow.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
|
Cadence Hot IP
Related News
- New Cadence Joules RTL Power Solution Delivers 20X Faster Time-Based Power Analysis within 15 Percent Accuracy to Signoff
- Cadence Joules RTL Power Solution Enables Socionext to Accelerate Low-Power HEVC 4K/60p Video Codec Chip Development
- Phison Electronics Improves Time to Market by 40 Percent with Cadence Voltus-Fi Custom Power Integrity Solution
- Cadence Introduces Genus Synthesis Solution, Delivering Up to 10X Improvement in RTL Design Productivity
- Fujitsu Kansai-Chubu Net-Tech Shortens Design Time by 40 Percent on 100G Transport System with Cadence High-Level Synthesis Solution
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |